From fcc6951c707144ba423b81e03bc2f34b6cfa7286 Mon Sep 17 00:00:00 2001
From: Brian Cully <bjc@kublai.com>
Date: Mon, 23 Sep 2019 12:45:09 -0400
Subject: Mark pipe descriptor register memory as volatile.

Most of the values in the descriptor memory can be modified by the
hardware, so we need to tell Rust that.

Also, refactor the common register setup code into `register.rs`.
---
 src/pipe.rs | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

(limited to 'src/pipe.rs')

diff --git a/src/pipe.rs b/src/pipe.rs
index 3715149..84e4435 100644
--- a/src/pipe.rs
+++ b/src/pipe.rs
@@ -6,6 +6,7 @@ pub mod ctrl_pipe;
 pub mod ext_reg;
 #[allow(unused)]
 pub mod pck_size;
+pub mod register;
 #[allow(unused)]
 pub mod status_bk;
 #[allow(unused)]
@@ -728,7 +729,7 @@ impl PipeDesc {
     }
 }
 
-#[repr(C, packed)]
+#[repr(C)]
 // 16 bytes per bank.
 pub(crate) struct BankDesc {
     pub addr: Addr,
-- 
cgit v1.2.3